Karthik Palaniappan

MS CSE @ Georgia Tech / ML @ Xilinx-AMD / B.Tech BSBE @ IIT Kanpur

prof_pic_linkedin_cropped.png

Atlanta, GA, US

Hey there!

I’m Karthik, an MS CSE graduate from Georgia Tech, with seasoned proficiency in adapting ML paradigms to chip design at Xilinx-AMD (3 patents filed in continual learning, placement parameter ranking, and FPGA compile job-scheduling). Most recently at Georgia Tech, my work on “incentivizing neuro-symbolic reasoning in multimodal foundation models” engendered by AlphaGeometry, DeepSeek-R1, etc. has aided the fortification of my perspicacious aptitude for literature review and effectuation of SoTA compute-constrained post-training techniques in MLLMs.

I’m actively seeking job opportunities in applied ML (across roles in search, recommendations, RAG, LLM fine-tuning, LLM eval, data generation, post-training RL, reasoning, tool-use, etc.). Please feel at liberty to reach out to confer further!

news

May 15, 2026 Graduated from Georgia Tech!
Apr 23, 2026 After much pondering, published a pre-print on neuro-symbolic reasoning via RL to arXiv!

projects

project thumbnail

Incentivizing neuro-symbolic reasoning in Small Vision-Language Foundation Models via RL

Vision-Language Foundation Models project, Georgia Tech | solo, research

project thumbnail

Optimizing Pareto frontier in MORL environments via TD Learning

Deep RL project, Georgia Tech | group, research

project thumbnail

GNN-RL methodology to optimize routing sequence in custom GPU designs

GRA @ GTCAD Lab, School of ECE, Georgia Tech

project thumbnail

Analysis of exponential weights-based multi-agent performative prediction in Bertrand-style competitions

Online Decision-Making in ML project, Georgia Tech | group, research

project thumbnail

MNIST digit classifier

top 5% @ kaggle | 0.996 test accuracy | gpu-optimized data augmentation and training | enhanced security with safetensors

publications

  1. uspto_p3.png
    On-device updating of ML models incorporating device and runtime attributes
    Sumit Nagpal, Karthik Palaniappan, Padmini Gopalakrishnan, Eishita Yadav, Srinivasan Dasasathyan, and Shabnam Banu
    USPTO, pending, associated with Xilinx-AMD
  2. uspto_p2.png
    Satisfying circuit design constraints via hybrid ML modeling-based parameter ranking
    Satish Bachina, Karthik Palaniappan, Vishal Tripathi, and Srinivasan Dasasathyan
    USPTO, 2025, associated with Xilinx-AMD
  3. uspto_p1.png
    Optimizing compute usage in implementing circuit designs through ML
    Karthik Palaniappan, Paul Kundarewich, Satish Sivaswamy, Meghraj Kalase, Vishal Tripathi, Srinivasan Dasasathyan, Mehrdad Eslami Dehkordi, Xiaojian Yang, and Amish Pandya
    USPTO, 2024, associated with Xilinx-AMD
  4. figure4_s41598-021-93258-w.jpg
    Game-based digital intervention to aid cognitive development in autism spectrum disorder
    Surbhit Wagle, Arka Ghosh, Karthik Palaniappan, Akriti Ghosh, Tarana Pervaiz, Rashmi Kapoor, Koumudi Patil, and Nitin Gupta
    Nature Sci. Rep., 2021, associated with IIT Kanpur